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I. INTRODUCTION
H IGH-RISK pregnancies are becoming more and more prevalent because women choose to have children at progressively higher age. Nowadays, over 10% of all pregnancies are seriously complicated [1] , resulting in rising numbers of perinatal morbidity and mortality. Regular recording of the fetal electrocardiogram (fECG), which enables fetal heart beat rate (fHR) measurement, has been demonstrated to be useful for fetal health monitoring [2] , [3] . To give an example, observing the fetal heart response to uterine contractions, which can be extracted from non-invasive measurements of the electrohysterogram (EHG), is a widely used procedure to recognize fetal distress [4] , [5] .
State-of-the-art fetal monitoring systems [6] are larger than a smart phone. To improve user comfort and make fetal-monitoring solutions more appealing to a large public, we propose a patch-like wearable system which integrates electrodes, electronics and a coin battery, as shown in Fig. 1(a) .
Ultra-low power consumption is paramount in such a wearable system, to enable miniature battery size and prolong the operational lifetime. To give an example, a 1.4 V zinc-air button battery with a capacity of 620 mAh [7] is able to provide about of continuous power when used for three months. Current biomedical monitoring systems usually include frontend amplifiers, a multiplexed ADC and a radio that sends raw data. In this case the power consumption is dominated by the radio. Recent advances employ on-body signal processing to extract the physiological information before transmission [8] , reducing the RF transmission power to a negligible level and achieving a lower total consumption. Accordingly, in our system we envisage three amplification channels, a DSP to implement the fetal monitoring algorithms, power management circuitry and a radio- Fig. 1(a) . In this case, the system power consumption is usually dominated by the signal processing power in the DSP, while the frontend amplifier consumes the majority of the rest. Therefore, the power optimization on the analog circuitry should focus on the frontend amplifier.
Most of the power in the amplifier is needed to keep a suitably low input-referred noise, ensuring fetal heart rate detection. Several bipolar measurement directions are typically needed in fetal ECG systems, because the position of the fetus is unknown and changes in time [9] . The total system power could thus be minimized by assigning dynamically most of the power (and thus the lowest noise level) to the measurement direction that captures the largest fECG signal. The noise specifications on all other measurement directions can then be relaxed, strongly decreasing the power consumption in these channels. A trial and error approach is used to find the measurement direction that yields the best signal. Meanwhile, the system is still enabling on the other channels maternal ECG measurement (mECG-which is typically 10 to 20 times larger than the fECG) and fECG peak amplitude detection, to follow the movement of the fetus and trigger possible changes in the optimum measurement direction.
Summarizing, a frontend amplifier for wearable fECG monitoring should have excellent power efficiency and a tunable noise range. Extensive circuit research in recent years has resulted in amplifier designs for biomedical sensing applications reaching a noise efficiency factor (NEF) as low as 1.52 [10] , [11] . The research towards further optimization on the NEF begins to saturate. However frontend amplifiers exploiting power optimization in both current and voltage domain are not fully explored yet.
In this paper, two approaches for fECG monitoring amplifiers achieving state-of-the-art NEF are presented: a stacked current-reuse multi-channel amplifier [12] and a low voltage chopper-stabilized current-reuse amplifier. The latter topology is implemented in a standard CMOS technology and experimentally characterized. Fig. 1(b) shows a block diagram of the frontend amplifier chip, which includes the low-voltage amplifier and power management circuitry. Measurement results show that this low-voltage amplifier consumes in the core (thus excluding the power management circuitry), achieving an NEF of 1.74 and a power efficiency factor (PEF) of 1.05 in low noise configuration. In this work all signal processing algorithms are implemented in Matlab® running on a PC.
The paper is organized as follows. In Section II the system for fECG monitoring is described in detail. In Section III the stacked current-reuse multiple-channel frontend amplifier [12] is described. In Section IV, the novel low-voltage frontend amplifier is presented and analyzed. In Section V, the two topologies are compared and the advantages of the low-voltage amplifier for a fECG system are discussed. The power management circuitry to perform voltage conversion is analyzed in Section VI. Measurement results of the low-voltage amplifier are presented in Section VII, and conclusions are drawn in Section VIII.
II. FETAL ECG MONITORING SYSTEM
The amplitude of the fECG strongly depends on gestational age, inter-electrode distance, and measurement orientation with respect to the moving fetal heart [9] , [13] . In the last 12 weeks of pregnancy, when the fetus is usually head-down, the fECG measurement direction that offers maximum SNR is typically one of the three shown in Fig. 2(a) [9] . In this picture the electrodes defining the three bipolar fECG measurement directions are shown in dark and are placed at a distance of 16 cm. An additional ground electrode is introduced to connect the body to the electric ground and reduce power line interference. This 5-electrode configuration can be embedded in a comfortable patch. Measurements with this patch provide typical fECG amplitudes between 3 and and enable also recording of the EHG [9] . The algorithm for fECG monitoring described in [14] consists of three steps: maternal ECG (mECG) peak detection, accurate mECG estimation/removal, and fECG peak detection, as shown in Fig. 2(b) with continuous lines. The computational complexity of the algorithm is usually dominated by the mECG waveform estimation. In [14] , a dynamic mECG template is matched to the time stamps of each wave provided by the first step. This approach minimizes the residual maternal component after mECG removal, enabling an accurate extraction of the fECG, but is computationally intensive (10 times more complex than the mECG peak detection). Alternatively, the simple algorithm described in [15] can be used just to evaluate the amplitude of the fECG signal. In this algorithm the QRS-waves in the mECG are simply blanked after peak detection, as shown in Fig. 2(b) with dashed lines, leaving a subset of fECG peaks from which the fECG amplitude can still be estimated. This simple algorithm consumes only 10% of the computational power needed for the complex algorithm in [14] .
To minimize computational power while maintaining fECG signal quality, we propose to run the complex algorithm [14] only on the channel with the best signal quality. The largest frontend current will also be assigned to this channel, to minimize added electronic noise. At the same time the simple algorithm [15] runs on the other two channels, to monitor the fECG amplitude, helping to choose the optimal measurement direction. Frontend power will be kept in these channels to a much lower level, which is still sufficient to keep a meaningful evaluation of the fECG amplitude. In this way, almost 2/3 of the total system power can be saved [16] , [17] . The system dynamically assigns the complex algorithm and minimum frontend noise (by increasing the biasing current of the amplifier) to the channel with highest signal quality, monitoring the signal quality available in the other channels with the low-complexity algorithm [15] to follow the fetal movements.
In the analog frontend the equivalent input noise level for the best channel is chosen to be , ensuring sufficient SNR to run the high-accuracy algorithm. For the other two channels the allowed input noise can be increased to .
III. STACKED MULTIPLE-CHANNEL FRONTEND AMPLIFIER
The frontend amplifier defines the noise level of biomedical acquisition systems. It usually applies a capacitive feedback as shown in Fig. 4 (a) to define an accurate gain without introducing noise due to the feedback components [18] . Power optimization of the frontend amplifier in the current domain to improve the efficiency becomes increasingly difficult [10] , [11] , while optimization in the voltage domain can still achieve significant savings. This is because the input and output signal swings of the frontend amplifier are small, allowing for an aggressive reduction of the supply voltage. For this reason, more than one amplifier can be stacked between the rails, enabling reuse of the current among different channels, as further described in this Section.
A. Current Reuse With Mid-Rail Current Sink/Source
A mid-rail current sink/source (MCS) enabling current-reuse among different channels is proposed in Fig. 3 (a) to provide a power efficient frontend system with a single power supply. The MCS consists of an NMOS and a PMOS transistor with their sources connected. The gate voltages are provided by the biasing branch on the left side.
All transistors (N and PMOS) in the MCS and in the amplifiers that are discussed in following sections are biased in weak inversion. To ensure that these transistors are also in saturation, the minimum , for both N and PMOS, should . The voltage at is kept equal to the one at by amplifier , which is implemented by a simple differential pair with active load.
The MCS features high impedance at both output terminals (drains). Therefore, it allows for connection of two independent differential pairs at both outputs as shown in Fig. 3(b) : an NMOS pair on the top and a PMOS pair at the bottom, which are driven separately by two different inputs. Based on this technique, a stacked amplifier with current reuse technique for fECG monitoring applications can be proposed.
B. Stacked Current-Reuse Folded-Cascode Topology
A stacked current-reuse folded-cascode amplifier topology exploiting a MCS [12] is shown in Fig. 4(b) . The transistor dimensions are given in Table I . Compared with a conventional folded-cascode topology, the current source transistors and are driven together with the input pairs and to reuse the current and thus double the effective . Still as shown in Fig. 4(b) , the input stages of two folded-cascode amplifiers can share the same bias current and the same MCS, taking advantage of the limited supply voltage needed for the input stage in fECG applications.
Summarizing, in the current domain, the current through the MCS is reused four times and, therefore, the equivalent NEF for one channel is reduced to half of the one for a single differential pair ( in (1)). More in detail, the voltage noise for one channel is reduced to of the original value because and are driven together with the input pairs. At the same time, the current consumed per channel is reduced to half because the MCS enables sharing the same bias for two channels. One should observe that the current in the output stage is typically just 5% of the one in the input stage of folded-cascode amplifiers for biomedical applications, and thus it will not substantially deteriorate the NEF. The NEF of each channel in the stacked current-reuse topology can thus be calculated to be (1) As all transistors in this design are in weak inversion and the thresholds for P and N type are similar in absolute value , the gate-source bias voltage is basically the same for all transistors. Therefore, in the voltage domain, the minimal supply voltage of the proposed amplifier is 1 , 1 as shown in Fig. 4(b) . In comparison, the current reuse amplifier [11] shown on the left in Fig. 4 (c) needs a minimal supply voltage of (the voltage across the current source and current sink is also equal to one in its implementation) but provides only one channel rather than two. Considering that two channels with identical noise level will be provided, the power consumption of these topologies can be compared in (2), neglecting the current in the second stage of the amplifier in Fig. 4(c) and the current in the output stage of the stacked current-ruse folded-cascode amplifier in Fig. 4(b) . (2) In this formula is the consumption of the amplifier with MCS and the power needed for the amplifier in Fig. 4(c) . Plugging in (2) the actual values of the bias voltages and , a 20% reduction in power can be estimated for the amplifier with MCS compared to the current-reuse solution of Fig. 4(c) .
Finally, the NMOS transistor in the MCS can be split in 2 identical ones as shown in Fig. 3(c) , providing two channels above the MCS, each with half current [in this case there are two copies of the amplifier in the dashed block in Fig. 4(b) ]. This configuration provides one low-noise amplifier (below the MCS) and two low-power amplifiers (above the MCS), each using half of the current consumed in low-noise amplifier. A more detailed discussion on this topology can be found in [12] .
C. Drawbacks of the Stacked Multiple-Channel Amplifier
The proposed stacked current-reuse amplifier can provide three channels with excellent power efficiency. As discussed in Section II, for fECG one amplifier with a noise level of and two amplifiers with a noise level of should be provided. Assuming the same NEF, the current consumed in the low power amplifier should be 10% of that in the low noise amplifier [19] . However, the current in the two low power amplifiers (above MSC) is always 50% of that in the low noise amplifier, hence the noise levels of the three channels cannot be tuned individually. This results in unnecessary high power consumption at system level.
IV. LOW VOLTAGE FRONTEND AMPLIFIER
According to the discussion in Section III-C, an amplifier with high power efficiency which allows for individual tuning of the noise level [13] , [20] in each channel would be the most suitable choice for our fECG application. Therefore, a novel lowvoltage current-reuse folded-cascode topology is suggested.
A. Low Voltage Current-Reuse Folded-Cascode Topology
The proposed low-voltage current-reuse folded-cascode topology is shown in Fig. 5(a) . The transistor dimensions are given in Table II . Current reuse is still exploited as the NMOS and PMOS pairs are driven together. The MCS is not used: instead, power management circuitry including charge pumps and LDOs (low dropout regulators) is employed to scale down aggressively the supply voltage for the input stage of the folded-cascode amplifier, saving power. In order to further reduce the supply voltage in the input stage, the biasing voltage of the NMOS pair and the PMOS pair are provided separately. This measure reduces the theoretical value of the minimum supply voltage for the input stage from 2 to 3 . Besides, the bulk terminals of both PMOS input transistor are connected to ground to reduce , avoiding the need for a negative voltage to bias their gates. As a result, can be as low as 0.3 V. The simulated value of leakage current from the PMOS wells is negligible, being below 10 pA.
Since the biasing voltages of the NMOS pair and the PMOS pair are provided separately, two capacitive feedback networks (with , , ) are required in close loop configuration, as shown in Fig. 5(b) . The common mode feedback circuit is implemented with two pseudo-resistors made with PMOS transistors in series as shown in Fig. 5(a) , which provides 10GOhm simulated resistance. The supply voltage of the amplifier is designed at 0. amplifier reaches 530 mV. A 1.2 V supply is used for the amplifier in the DC servo loop to enable there a large output swing and decrease the size of as discussed in Section IV-B. The power management circuitry that performs voltage conversion will be discussed in Section VI.
Compared with the two-stage amplifier in Fig. 6 (a) [11] , the proposed low-voltage current-reuse amplifier has only one dominant pole at the output, providing good stability when used in close loop. The two stage amplifier with two poles is usually compensated by exploiting Miller effect, which makes the pole at the first stage dominant [10] . This may result in an increase in current needed in the second stage to provide enough phase margin. Compared to the telescopic amplifier with current reuse in Fig. 6(b) [10] , [20] , this topology allows supply on the main current path, which is typically 50% of the minimum supply required by the telescopic topology. The noise tuning is realized by changing the bias current of the input stage of the proposed amplifier.
B. DC Servo-Loop
Chopper stabilization is used in the low-voltage amplifier to cancel offset and 1/f noise. Chopping is preferred to auto-zeroing as it avoids noise aliasing [21] . The choppers are implemented by transmission gates. Clock feed-through appears at the chopping frequency, but being this outside the signal band, it can be easily filtered out. A DC servo loop is needed to create a high pass filter that cancels the modulated electrode DC offset and part of the motion artifacts, to prevent saturation of the amplifier [18] . The relation between the maximum DC offset that can be cancelled and the voltage swing of the amplifier in DC servo loop can be expressed as , where is output voltage of the integrator in the DC servo loop, is the input capacitor and is the capacitor connected to the servo loop as shown in Fig. 5(b) . The ratio should be made large to provide sufficient cancellation (e.g., 50 mV). However, the general input referred noise of the amplifier increases with the ratio as shown in (3). Therefore a relatively high supply voltage (1.2 V) is chosen for the amplifier in the DC servo loop in order to increase . In this way the ratio can be kept less than 1/20, avoiding any 
The schematic of the amplifier in DC servo loop is shown in Fig. 7 . Since the output common mode voltage of the main amplifier is 0.3 V, a PMOS input pair is used. The first stage and the second stage use both diode-connected loads. Their outputs drive a push-pull output stage to achieve rail to rail output swing and increase . The amplifier has only one dominant pole at the output stage. The common mode feedback (CMFB) is applied to the output stage. The current ratio between the CMFB branch and the main branch is 1:3 ( Fig. 7) , to reduce the gain of the open loop transfer function of the CMFB and improve stability, while keeping the current consumption low. The amplifier in the CMFB is implemented with a differential pair with active load and the resistors are implemented with PMOS transistors as discussed in Section IV-A. The whole servo-loop amplifier consumes only 150 nA.
V. COMPARISON OF THE TWO PROPOSED TOPOLOGIES
The proposed low-voltage amplifier topology suits the fECG application better than the stacked current-reuse amplifier since it allows individual tuning of the noise in each channel of the system. The NEF is widely used for comparison of the power efficiency of frontend amplifiers, however only the current consumption is considered in this figure of merit. A power efficiency factor (PEF) that also includes the supply voltage is introduced as to allow better comparison of power efficiency for amplifiers with different supply voltages [22] . For an amplifier with multiple supply voltage we suggest to calculate the PEF as in (4), where is the total current consumption used to calculate the NEF, and is the total power consumption of the circuit considered. (4) According to the approach discussed in Section II, for the fECG system should be provided one channel with noise level and two channels with noise. The power efficiency of the proposed low-voltage topology and the stacked current-reuse topology can then be compared in Table III based on simulation results. In this Table the core power per channel is TABLE III  SIMULATED CURRENT CONSUMPTION OF THE FRONTEND SYSTEM the power consumed by the close loop amplifier (including DC servo) tuned to the specified channel noise level, and results in a core NEF/PEF per channel. The core power of all channels is the total power consumed by the two closed-loop amplifiers in low-power mode and the one in low-noise mode. The total power for all channels is the total power of the three amplifiers together with the power management circuitry.
As it can be seen in Table III , the stacked current-reuse amplifier achieves a better NEF than the low-voltage topology in both modes, because the current is reused four times. However, the low-voltage current-reuse topology achieves lower PEF in low-noise mode because of its lower supply voltage (0.3 V) in the input stage compared to the 1.0 V supply needed for the stacked current-reuse amplifier.
When providing three channels with the different noise specifications described above, the total core power of the low-voltage amplifiers is less than 50% of the core power consumed by the stacked multiple channel amplifier. This is because the proposed topology allows individual tuning of the noise level in each channel, while the stacked multiple-channel topology fixes the relation between the noise level in the low-noise channel and that in the low-power channels. When the power consumed in the power management circuitry is included in the simulation of the low-voltage amplifiers and one LDO (1.2 to 1.0 V) is included for the multiple-channel amplifier, the simulated total power of the fECG system based on the low-voltage amplifiers is still 37% lower than the one exploiting the stacked multiple-channel amplifier.
VI. POWER MANAGEMENT CIRCUITRY

A. The Power Management System
The power management circuitry performs on chip all voltage conversions needed for the proposed low-voltage current-reuse amplifier including the DC-servo loop. The design goal is to maximize power efficiency. According to the block diagram in Fig. 8 , the circuitry includes two 1/2 step-down charge pumps 
B. Charge Pumps & LDOs
The power efficiency of charge pumps is analyzed and optimized. There are three main contributions to the losses in a charge pump [23] : (1) charge redistribution losses that are inversely proportional to the switching frequency ; (2) conduction losses from the switches that are frequency independent; (3) switching losses from switches, switch drivers and from the parasitic capacitance at the bottom plate of the capacitors that are proportional to . A modified version of the model in [24] , which includes also the switching losses and models all power losses by the output impedance [ Fig. 9(a) ], is used to optimize the power efficiency of the charge pumps. The qualitative behavior of for varying switching frequency is plotted in Fig. 9(a) (black curve) . Due to the sum of the different loss contributions, the minimum (and thus the optimal efficiency of the charge pump) can be expected at medium frequencies, where the conduction loss is dominant. As shown in Fig. 9(b) , a two-phase implementation of a simple parallel-series topology including two flying capacitors is chosen for its good efficiency and low ripple in this region [25] .
The power efficiency of the charge pump is maximized following a suitable optimization procedure, which exploits the proposed model of all losses (based on [24] ). First, the maximum total on-chip capacitance is fixed because of the limited chip area. Second, the maximum allowed amplitude of the output voltage ripple is specified. Accordingly, the minimum can be obtained based on , and the load current:
. In order to reduce the conduction losses, the width of the switches should be increased, reducing the on-resistance. As shown by the dashed curve in Fig. 9(a) , this will result in the increase of the switching losses, since the capacitance of the switches increases with their width, and a decrease of the conduction losses. The minimum loss is achieved when the corner frequency between conduction and switching losses equals to the minimum calculated before. In this implementation, the is generated off-chip. A Matlab® model is implemented to verify the calculation results. The LDOs are designed for minimum voltage dropout and minimum current consumption in the loop amplifier.
VII. MEASUREMENT AND BENCHMARKING
The proposed low-voltage amplifier is implemented in a standard CMOS process together with the power management circuitry. The amplifier, the feedback capacitors, the DC servo loop, the charge pumps, LDOs and buffers to drive the off-chip load are shown in the die-photo (Fig. 10) . These buffers are implemented using an amplifier (differential pair with active load) in unity gain feedback configuration. These buffers limit the signal bandwidth to the desired value by appropriate off-chip loading. The chip occupies an area of . The performance of this design is verified by suitable measurements. Fig. 11 shows the measured AC transfer of the amplifier obtained with an Agilent 35670A signal analyzer. The small signal gain is 33 dB (45 V/V). The bandwidth is . The linearity is tested by a 45 Hz sinusoidal signal with 2.3 mV amplitude, obtaining a 1.5% total harmonic distortion (THD) at the output. This test signal is generated by an Agilent 33250A function generator, which has a measured noise floor of . The chip output is acquired with an Agilent54642D oscilloscope and processed using Matlab® to apply a second-order 50 Hz notch filter and obtain the output spectrum shown in Fig. 12 . The second and third harmonics are respectively 41 dB and 50 dB lower than the fundamental. Fig. 13 shows the output noise spectrum measured with an Agilent 35670A signal analyzer.
A. Electric Characterization
The noise performance of the amplifier is measured for two power settings. In the low-noise high-power mode, the chopping frequency is 4 kHz and an output noise floor of is measured, corresponding to an input-referred noise floor of . This results in a of in the signal band. In the high-noise low-power mode, the chopping frequency is 400 Hz and an output noise floor of is measured, corresponding to an input-referred noise floor of . This results in a of in the signal band. It can be observed that the noise component is effectively removed by the chopper-stabilization. Some 50 Hz interference can be observed in the noise spectra. The amplifier core consumes and for the two settings, while the whole circuit including power management consumes and in the two modes.
The charge pumps are measured at current load, which is the total current consumption of the three amplification channels (one in low-noise mode and two in low-power mode). The efficiencies of CP1 and the cascaded CP1/CP2 are plotted in Fig. 14(a) as a function of the switching frequency. The graph follows a concave shape, as it would be expected looking at the convex shape of the output resistance [ Fig. 9(a) ]. At low frequencies dominates, and the efficiency increases with ; at high frequency dominates, and the efficiency decreases with ; as foreseen in the design phase, the efficiency reaches a maximum around 100 kHz, where the dominates. In Fig. 15(b) , the measured efficiency of the charge pumps at different load conditions is plotted at the chosen . Peak efficiencies are 90% for CP1 and 83% for the cascaded CP1/CP2. The overall efficiency of the power management circuit supplying one low noise and two low power channels is measured to be 68.1%. This figure is calculated as the total output power divided by the input power including the LDOs.
B. Biologic Measurements
The proposed low-voltage amplifier is validated measuring an adult ECG in lab environment with commercial Ag/AgCl wet electrodes. With two electrodes placed at only 3 cm distance on the chest, an output ECG signal of (corresponding to an input amplitude of ) is recorded with the proposed amplifier in low-power mode. The result in Fig. 15 shows a clean ECG waveform.
The amplifier is also verified with pre-recorded signals measured in the week of pregnancy with the electrode configuration of Fig. 2(a) . This signal is replayed by an Agilent arbitrary waveform generator 33250A and suitably attenuated to obtain the correct signal amplitude at the input of the chip. In this signal, the maternal ECG (mECG) has amplitude, and the fECG amplitude is . as shown in Fig. 16(a) . An off-chip amplifier INA217 is used to provide 20 dB additional gain, the signal is then digitalized with an oscilloscope and processed on a PC using Matlab®. This INA minimizes the impact of oscilloscope noise on the measurement. The resulting signals (input referred) are shown in Figs. 16 and 17 . The positions of the detected mECG and fECG peaks are annotated.
The waveforms in Figs. 16(b) and 16(c) are measured with the amplifier in low-noise mode ( noise): the fECG peaks are well preserved. The waveform obtained after running the high-accuracy mECG removal algorithm [14] on the signal in Fig. 16(c) is shown in Fig. 16(d) . The fECG peaks and the fHR are well detected. The waveforms in Fig. 17(a) and (b) are measured with the amplifier in low-power ( noise) mode. In this case higher noise is visible. The waveform obtained after running the simple algorithm [15] (which blanks the mECG QRS waves) on the signal in Fig. 17(b) is shown in Fig. 17(c) . It can be observed that the last peak is missing since it overlaps the QRS region of a mECG signal. However, the fECG amplitude can still be estimated from Fig. 17(c) knowing the position of the fECG peaks which is determined by observing the low-noise channel.
C. Benchmarking
The proposed low-voltage current-reuse folded-cascode amplifier together with power management circuitry is compared to previous related works in Table IV . The supply voltage of this amplifier is the lowest for the amplifier core (0.3 V and 0.6 V). In spite of the aggressive supply scaling, the measured input amplitude for which a 1.5% THD is achieved (2.3m V), is similar to the one reported by other designs with comparable gain and 1 V supply [29] . The bandwidth and noise level suits well the fetal monitoring application. The PSRR and CMRR are well in line with other works. The gain of this work only includes the preamplifier, and it can be easily increased by changing the feedback ratio or including a second stage amplifier with little power penalty. The noise level of the low-voltage amplifier can be tuned from , ( power), to , ( power), by changing the bias current in the input stage. The measured NEF of 1.74 is among the lowest published, the core PEF of 1.05 improves previous achievements [22] , and the PEF including the power management circuitry is 1.41.
VIII. CONCLUSION
A low-voltage chopper-stabilized amplifier is presented in this paper as a further improvement on the stacked multiplechannel frontend discussed in [12] . The low-voltage amplifier allows for individual tuning of the noise level in each channel. Therefore it achieves lower power consumption in a fetal ECG system than the stacked multiple-channel amplifier. The proposed low-voltage current-reuse folded-cascode topology enables a supply voltage of 0.3 V in the input stage and 0.6 V in the output stage, resulting in significant reduction of the power consumption. The aggressively scaled supply in the input stage is made possible using a suitable bias for the input devices, together with bulk biasing of the PMOS devices and a modified DC servo-loop. The power management circuitry performing on-chip voltage conversion is designed and optimized for high efficiency. The measured power consumption of the amplifier in low noise mode is for the core and including the power management circuitry, corresponding to a PEF of 1.05 and 1.41, respectively. The amplifier is validated with on-body adult ECG measurements and with a pre-measured signal.
